Abstract-A component-minimized and low-voltage-stress single-phase power factor correction rectifier without electrolytic capacitor is proposed in this paper. Component minimization is achieved by embedding an active pulsating-power-buffering (PPB) function within each switching period, such that typical add-on power electronic circuits for PPB are no longer needed. Additionally, with a three-level flying-capacitor configuration, the voltage stresses of switching devices can be reduced more than 50% as compared to existing solutions that are based on embedded PPB. The relationship between the inductance requirement and the patterns of the modulation carriers, and how it can be utilized to minimize the magnetics of the rectifier, is also discussed. A 110 W hardware prototype is designed and tested to demonstrate the feasibilities of the proposed rectifier. An input power factor of more than 0.97, peak efficiency of 95.1%, and an output voltage ripple of less than 4.3% across a wide load range have been experimentally obtained.
I. INTRODUCTION
T HERE is a growing demand for high power density, high conversion efficiency, and high reliability (H 3 ) singlephase power factor correction (PFC) rectifiers in support of emerging technologies and applications. For example, the service lifetime of an LED driver is expected to match that of the state-of-the-art LED technologies (i.e., >10 years) [1] , [2] , while the driver itself should fit inside a light bulb, which requires a high power density design of the driver [3] - [6] . A second example is that according to Quick Charge 4+ specifications, the envisaged power rating of a next-generation mobile phone charger is four times higher than that of conventional chargers. A substantial increase in the power density of the chargers is expected if the chargers' sizing is unchanged [7] , [8] .
Single-phase PFC rectifiers inherently require a substantial energy storage capacity to buffer the double-line frequency power imbalance between the ac line and the dc load [9] - [13] . One effective approach to increase the power density The authors are with the Department of Electrical and Electronic Engineering, The Univerisity of Hong Kong, Hong Kong (e-mail:, wlqi@eee.hku.hk; snli@eee.hku.hk; sctan@eee.hku.hk; ronhui@eee.hku.hk).
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org Digital Object Identifier 10.1109/TPEL.2018.2871552 of a PFC rectifier is to minimize the size of the system's energy storage requirement. Fig. 1 (a) and (b), respectively, depict the power conversion architecture of a conventional single-phase PFC rectifier with passive pulsating-power-buffering (PPB) and a recently proposed three-port architecture with active PPB. As opposed to the conventional configuration, where an energy storage capacitance C b is directly attached to the dc-link, the capacitance C b of the configuration in Fig. 1(b) is decoupled from the dc-link and its voltage has the freedom to fluctuate with a larger amplitude whilst retaining a constant dc-link voltage. Here, E PPB = C bVc Δv c , where E PPB is the PPB energy and is a constant irrespective of the size of C b , Δv c is the peak-to-peak amplitude of the voltage ripple of C b , andV c is the average voltage of C b . Therefore, C b can be drastically reduced by enlarging Δv c . The power density of the rectifier is increased with a smaller C b . It also enables nonelectrolytic capacitors with prolonged lifetime and low ESR, e.g., film capacitors or laminated ceramic capacitors, to be used for PPB. This leads to high-reliability and high-efficiency system design of the rectifier.
Various types of single-phase PFC rectifiers with active PPB have been recently proposed. One possible type is based on the direct cascade of a dc active filter to the output of a frontend PFC rectifier to perform active PPB [14] , [15] . Despite the reduction of energy storage size, the need for extra power electronics to form the dc active filter contradicts the aim of system volume reduction. To simplify the circuit structure, a concept of switch integration has been proposed. In [16] - [19] , the interesting idea of sharing the use of one phase leg of the front-end full-bridge PFC rectifier with that of a half-bridge dc active filter, leading to an integrated solution without additional active switches, is explored. To further reduce the number of active and passive components used, a new concept of PPB embedded switching is recently proposed [20] - [22] . In a typical 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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two-level converter (e.g., buck converter), there are only two switching states within one switching cycle. With the PPB embedded switching, extra switching states are introduced within one switching cycle and are utilized to achieve active PPB function. This discards the need for dc active filter. In [20] and [21] , new single-phase topologies with PPB embedded switching have been proposed, featuring only two active switches and one inductor. A bridgeless version of this rectifier with improved power conversion efficiency is proposed in [23] . To date, among all the reported active PPB rectifiers, the single-phase rectifiers employing PPB embedded switching achieves the minimum number of active and passive components used. However, despite their merits, these rectifiers suffer badly from high voltage stress. Active switches and diodes in most of the configurations reported must withstand a voltage up to V ac + V dc , where V ac is the peak line voltage and V dc is the output voltage. This leads to higher switching losses and the mandatory use of expensive high-voltage components.
In this paper, a low-voltage-stress single-phase PFC rectifier with a three-level flying-capacitor configuration and PPB embedded switching is proposed. The number of active switches and inductors remains minimum at two and one, respectively, while the flying capacitor serves two purposes of clamping the voltage stresses of all power devices and operating as a PPB capacitor. The solution effectively overcomes the drawbacks of previous solutions. The operating principles, control method, and design considerations of the rectifier are detailed in Sections II-IV. Section IV also provides a discussion on the relationship between the inductance requirements versus different modulation methods, and an explanation on how this relationship can be utilized to minimize the magnetics of the rectifier. Section V presents the experimental results under various steady-state and dynamic operating conditions. Section VI gives a conclusion to this paper.
II. SINGLE-PHASE THREE-LEVEL FLYING-CAPACITOR PFC RECTIFIER WITH PPB EMBEDDED SWITCHING
A. Circuit Configuration Fig. 2 (a) and (b) show respectively the circuit configurations of a conventional buck-boost PFC rectifier and the proposed three-level PFC rectifier with PPB embedded switching. Compared to the former, the proposed converter is augmented with one additional set of active switch S B , diode D B , and capacitor C b . The converter can be regarded as a buck-boost version of the conventional three-level flying-capacitor converter based on a buck converter's configuration [24] . An extra charging and discharging state of the flying capacitor C b is created by the extra components, as will be detailed in Section II-B. Consequently, active PPB function can be embedded within each switching cycle, leading to substantially reduced requirement for C b as compared to that of the rectifier configuration given in Fig. 1(a) . Importantly, the proposed rectifier enjoys low voltage stresses for its switching devices due to the voltage clamping characteristic of the three-level configuration. Moreover, inductor L can be significantly reduced via appropriate modulation methods, as will be explained in Section IV. 
B. Operating Principles
Assuming the continuous-conduction mode (CCM) of operation, the rectifier has four switching states as depicted in Fig. 3 . Here, the electromagnetic interference (EMI) filter is neglected and the ac line voltage v ac and the front-end diode bridge are presented as a rectified voltage source |v ac |.
In Table I .
C. Steady-State Circuit Analysis
Assuming a unity power factor and pure sinusoidal waveforms for the ac line voltage v ac and current i ac , i.e.,
where V ac and I ac are the amplitudes of v ac and i ac , respectively, and ω is the line frequency, the instantaneous input power at the ac line p ac can be expressed as follows:
Equation (2) indicates that p ac consists of a constant dc power P dc and a double-line-frequency pulsating power p r . To output a stable dc power, p r must be fully buffered by C b . Assuming that the power in L is purely reactive and all power losses are neglected, the voltage and current of C b can thus be calculated as follows [16] , [25] : 
Based on Table I , the duty cycles of the switches S A and S B are related to d 1 − d 4 as follows:
Meanwhile, with reference to Fig. 3 , input current i ac , output current i dc , and capacitor current i c over T s can be respectively calculated as follows:
where i L T s is the averaged inductor current over T s . It is evident from (10) that when
, i c T s is negative and C b is discharged, and vice versa. This is consistent with the description given in Fig. 3 . Summation of (8) and (9) leads to the steady-state expression of i L T s as follows:
Hence, i L T s is varying at the double-line frequency with a dc offset. Solution of (8)- (11) yields the steady-state equations of d A and d B as follows:
To ensure the circuit operation, d A and d B in (12) must be within the range of 0%-100%. Therefore, the first operating constraint of the rectifier is as follows:
According to Fig. 3 , a second operating constraint of the rectifier is as follows:
Equation (14) ensures that D B is reverse biased and turned OFF in State 1 and State 4.
Solution of (13) indicates that the output voltage V dc has a lower boundary of
which can be explained using (35) in Section IV. The voltage conversion characteristics of the rectifier can be obtained as follows. By averaging (2) over a line period T line and utilizing (8) and (9), one yields
Equation (16) shows the steady-state voltage conversion characteristics of the proposed rectifier. It resembles that of the conventional buck-boost converter, except that there are extra averaging operator and inductor current term in the denominator and numerator, respectively. Based on (15) and (16), the rectifier can theoretically give any positive output voltage higher than V ac /2 provided that the operating constraints of (13) and (14) are satisfied.
D. Gate Signal Generation
The gate signal generation method is not unique. According to (8)- (10), duty ratios d 1 , d 2 , and d 4 can be expressed in terms of d 3 as follows:
Equation (17) Fig. 4 shows one possible modulation strategy, where d A and d B are modulated using two 180°phase-shifted triangular carriers, Carrier_a and Carrier_b, respectively. Phase-shifted modulation is commonly adopted for controlling multilevel converters to boost the effective switching frequency, resulting in a minimized volume of the magnetics [13] , [24] , [26] .
As shown in Fig. 4 
Solution of (17) and (18) leads to the steady-state duty ratios of d 1 − d 4 as shown in the following equations: (1), (3), (12), (19) , and (20) during a line period for a 110 W rectification system, where the average voltage of v c over a line period is chosen as V c = V dc (110V rms ac input, and 150 V dc output). The detailed specifications used in the calculation can be found in Sections IV and V. It is shown that the operating constraint (14) is always satisfied and d B falls within the range of 0%-100%. However, the calculated d A marginally exceeds the limit of 100% at around the zero-crossing instant of the line voltage for a very short interval, and will be bounded at 100% in a practical design. According to (12) , d A exceeding 100% indicates that − i dc T s > i c T s during this short interval and thus the constraints in (13) are violated. In practice, however, this is generally not a problem because 1) i ac T s and i dc T s can still be precisely regulated according to (8) and (9) through the control of d B , and 2) the period of d A exceeding 100% can be designed very short by properly selecting C b , as will be demonstrated in Section IV.
III. ENHANCED AUTOMATIC POWER DECOUPLING CONTROL
Theoretically, an open-loop control based on (12) can be employed to achieve the desired circuit operation. However, a practical converter inevitably possesses power losses, component tolerances, and nonlinearities, which must be properly compensated through a closed-loop control. As discussed in [27] , a three-port PFC rectifier in Fig. 1(b) is essentially a highly coupled and highly nonlinear system. In this paper, the nonlinear control method known as enhanced automatic power decoupling (E-APD) control that has been proposed in [27] is adopted. The controller can numerically transform the original system into two fully decoupled and linear subsystems to achieve enhanced robustness and stability via a simple control structure. According to Fig. 3 , the state-space-averaged equations of the rectifier can be obtained as follows:
The three differential equations in (21) describe the dynamics at the ac port (i.e., i L ), dc port (i.e., v dc ), and the ripple port (i.e., v c ), respectively. Equation (21) also indicates that the system is coupled [between the system dynamics and the two control inputs (i.e., d A and d B )] and nonlinear (due to the multiplying operation of the control inputs and system states). The E-APD control strategy requires the ac and dc port dynamics to be the control outputs. Therefore, two new control inputs, u A and u B , are introduced such that
where u A and u B are, respectively
Equation (22) describes two decoupled and first-order linear subsystems, where i L and v dc can be individually controlled by u A and u B . Conventional linear controllers can then be easily designed to achieve the desired steady-state and dynamic performance. With the E-APD control, the dynamics at the ripple-port, i.e., v c , is indirectly controlled and no dedicated PPB control is needed. This is because any power imbalance between the ac-port and dc-port power (which are determined by i L and v dc ) shall be automatically transferred to the ripple port according to the energy conservation principle. 
The equivalent closed-loop diagram of Fig. 6(a) is depicted in Fig. 6(b) based on (22) . By following the same design procedure as discussed in [27] , the PI v and P i controller can be designed with the following equation: (25) leading to first-order closed-loop responses of the v dc and i L loop (with a time constant of τ v and τ i , respectively) [27] . In Fig. 6(a) , the reference signal i * L is obtained by summing the rectified line current reference |i ac * | and the output current i dc according to (11) , where |i ac * | is obtained from an outer voltage loop regulating V c at V c * and i dc is estimated from v dc for simplicity.
Here, V c * = v * dc is selected to meet the operating constraint of (14) 
IV. DESIGN CONSIDERATIONS

A. Active Switches and Diodes Design
The voltages across the power devices of the proposed PFC rectifier during State 1-State 4 are shown in Table II, 
In Fig. 7 , V A and V B are compared against V ac + V dc with respect to different 1) output voltage, 2) output power, and 3) PPB capacitance. Based on Fig. 7 , the following observations can be made.
1) In Fig. 7(a) , V A scales almost linearly with V dc , while V B remains approximately constant at V ac . The linearity of V A versus V dc is evident from (26) , as
, while the quasi-constant characteristic of V B is mainly due to (27) that V B = max 0≤t≤T lin e {|v ac | + Δv c } ≈ max 0≤t≤T lin e {|v ac |} = V ac provided that the voltage ripple Δv c is sufficiently small as compared to V ac . The above observations indicate that operating the rectifier at a low V dc helps to reduce the voltage stress of 
B. Flying Capacitor Design
With the objective of power density improvement, C b should be minimized under the constraints of (13) and (14) while ensuring that the voltage ratings of all power devices are not exceeded.
First, according to (3) and (4) and noticing V c = V dc , v c and i c can be expressed as follows:
In the meantime, it is assumed that the variation range of d A and d B are as follows:
where ε > 0 is the incremental duty cycle exceeding 100%, as explained in Section II, and is a design choice. A smaller ε implies a shorter duration of the period when d A is clamped at 100%. By combining (12), (14), and (30), one obtains the precise operating constraints of the rectifier as follows:
Solution of (31) using (28) and (29) leads to the first design constraint of C b as follows:
where
For ε = 2% , P dc = 110 W, V dc = 150 V, and V ac = 155 V, it can be numerically determined that C b1 = 12.55 μF, C b2 = 12.97 μF, and C b3 = 17.69 μF. Then, according to (32), C b ≥ 17.69 μF Second, the design constraints of C b regarding the voltage ratings of all power devices can be resolved based on (26), (27) , and 
where C b4 = 36 μF can be identified. The final selection of C b must satisfy both (32) and (36). Therefore, C b = 40 μF is selected in this design.
C. Inductor Design
The inductor L should be designed such that 1) the rectifier operates in the CCM and 2) the high-frequency inductor current ripple Δi L is less than a prespecified value Δi L rated .
The CCM operation requires that
According to (11), the minimum value of i L during T line is I dc when i ac = 0. As the maximum value of Δi L is Δi L rated , a sufficient condition for ensuring CCM operation is as follows:
where I dc min is the minimum load current. To satisfy design criteria (2), the peak-to-peak inductor current ripple Δi L needs to be resolved. The patterns of the carriers for modulating d A and d B have a major impact on Δi L and thereby leading to different inductance requirement. In this study, four typical carrier patterns are studied (depicted in Fig. 8 ), namely, a pair of triangular carriers, which are in phase and 180°phase-shifted (carrier pair w and x, respectively), and a pair of sawtooth carriers, which are in phase and out of phase (carrier pair y and z, respectively). Here, carriers pair x is employed as an illustrative example for calculating Δi L .
The inductor current waveform within one switching cycle is depicted in Fig. 9 . At instances t 1 − t 6 , i L reaches its peaks or valleys of i Ln , respectively, where n ∈ {1, 2, 3, 4, 5, 6}, and
with Δi Lm being the incremental inductor current during the interval from t m to t m +1 . According to the annotated switching states, as shown in Fig. 9 , Δi Lm can be derived as follows:
The peak-to-peak inductor current ripple Δi L during the kth switching period is therefore with the aid of (1), (19) , (20) , and (28) and is resolved as follows:
Following a similar calculation procedure, Δi L for other carrier pairs in Fig. 8 can be obtained and their corresponding L min can be determined. The minimum inductance requirement for the conventional buck-boost PFC rectifier in Fig. 2(a) is also calculated as follows:
given the same ripple requirement and CCM operation. In Fig. 10(a) and (b), the normalized minimum inductance requirement (L min /L min ) for the proposed rectifier with four types of carrier pair are compared at different P dc and V dc , respectively. Here, Δi L rated = 0.6 A, C b = 40 μF, are selected in order to perform the calculation. With reference to these curves, the following observation can be made. 1) In both Fig. 10(a) and (b) , first, L min for carrier pair x is found identical to that of z (both are out-of-phase carrier pair), while that for w is identical to that for y (both are in-phase carrier pair). Second, L min for x and z is much smaller than that for w and y throughout the whole P dc and V dc range (e.g., at V dc = 128 V, an inductance reduction of more than 60% can be obtained). The results suggest that out-of-phase carriers are highly effective in minimizing the magnetics of the proposed rectifier. Third, L min for all types of carrier pair is smaller than L min . This is expected as the proposed rectifier employs a three-level structure, while the conventional buck-boost PFC rectifier is a twolevel switching converter. 2) In Fig. 10(a) , L min for w and y is almost constant, while that for x and z scales linearly with P dc . Therefore, L min should be designed at full load power. 3) In Fig. 10(b) , L min for w and y increases with the output voltage, while that for x and z first decreases and then increases with V dc . The curve suggests that for wide-outputvoltage-range applications, L min should be selected based on the maximum V dc when w or y is selected, while L min should be designed based on the minimum and the maximum V dc with x or z. Per above discussions, L = 2.5 mH can be selected for a 100-200 V output, 110 W system modulated with carriers pair x or z.
D. Comparison With Prior-Art Buck-Boost-Derived PFC Rectifiers
Compared with a boost-type PFC rectifier, the proposed buck-boost-type rectifier provides two key advantages.
1) Due to its voltage step-down capability, a buck-boost-type rectifier provides a cost-effective single-stage power conversion solution for applications that require low output voltage and no galvanic isolation, such as low-voltage LED driving. With a boost-type rectifier, a secondary dc/dc stage for voltage step down is needed, increasing the overall cost and lowering the system's power density. 2) A buck-boost-type rectifier can also be used as a frontend PFC for applications that require galvanic isolation (implemented in the secondary stage), such as personal computer adapters, etc. Compared with a boost-type frontend, a buck-boost-type front-end can provide a lower dclink voltage. Therefore, switches with lower voltage ratings can be utilized in the secondary stage. A lower voltage rating switch typically offers an improved figure-of-merit, leading to reduced switching and conduction losses. Based on the above considerations, four buck-boost-type circuit topologies are examined and compared. They are listed as follows.
1) Circuit A: Conventional buck-boost rectifier shown in Fig. 2(a) . 2) Circuit B: A buck-boost rectifier cascaded by a buck-type dc active filter shown in Fig. 11(a) . 3) Circuit C: A previously proposed PPB embedded switching PFC rectifier shown in Fig 11(b) [21] . 4) Circuit D: The proposed three-level flying-capacitor PFC rectifier shown in Fig 2(b) .
The comparison is conducted with respect to 12 key figureof-merits (see Tables III and IV) , including the number of active switches and inductors used, size of buffering capacitance, level of voltage stresses of the semiconductor switches, size of the inductance required, estimated efficiency, and cost. For efficiency comparison, component part number specified in Table IV is utilized to conduct the analysis. All the topologies are evaluated under the same conditions: f sw = 25 kHz, P dc = 110 W, V dc = 150 V, V ac = 155 V, and Δi L rated = 0.6 A for the inductor. The buffering capacitance of the conventional buckboost PFC rectifier is designed for a 5% peak-to-peak dc voltage ripple, while that for the other three topologies are designed assuming Δv c = 33% of V dc .
From Table III , the following observations can be made. 1) Solutions based on active PPB can significantly reduce the energy storage (>55% reduction) as compared to the passive solution. As the stored energy needed is directly proportional to the volume of the capacitor (assuming a given the same inductor current ripple requirement. In contrast, Circuit D achieves 64.7% reduction in the main inductance by employing an out-of-phase carrier pair for modulation. 5) Circuit D achieves the highest efficiency among all active-PPB-based solutions and achieves comparable efficiency compared with Circuit A. Despite that Circuit D uses more active switches and diodes than Circuit A, the voltage rating of Circuit D is lower than that of Circuit A, enabling switches with lower conduction and switching loss to be selected; additionally, the inductance requirement of the Circuit D is smaller than that of Circuit A. Therefore, the inductor copper losses is reduced in Circuit D. The cost breakdown of the four circuits is evaluated in Table IV using data sourced from Digi-Key. The costs of the EMI filter and the diode bridge rectifier are not included in the study as they are identical throughout the four circuits. Table IV shows the cost of Circuit D is the lowest among all active-PPBbased solutions. Table IV also shows that the cost of Circuit D is comparable to that of Circuit A that is based on electrolytic capacitors, but much lower than that of Circuit A that is based on film capacitors.
V. EXPERIMENTAL VERIFICATION
A proof-of-concept 110 W prototype with the component specifications given in Table V is constructed and tested as shown in Fig. 12 . An off-the-shelf 40 μF/250 V film capacitor is chosen for C b by trading off between minimizing the PPB capacitance and voltage stresses of the power components. An inductor of 2.5 mH is selected for L to ensure a maximum inductor current ripple of 0.6 A and CCM operation according to Fig. 10 . The front-end EMI filter is designed to have a cutoff frequency of 5 kHz to smoothen the input current profile (see Table IV ). The E-APD controller is implemented using a low-cost DSP (TMS320F28069). It should be noted that the E-PAD controller is employed only to demonstrate the fast V dc regulation capability of the rectifier. In applications such as LED lighting and fast charger, V dc is fixed and/or has slow dynamics, and thus there is no need to perform fast V dc regulation. Standard linear controllers [e.g., PI, proportional-resonant (PR)], which are low cost and also alternative control solutions. The design of linear controllers for regulating an active-PPB-based rectifier is explicitly reported in [17] .
The steady-state waveforms of the proposed PFC rectifier are shown in Fig. 13 (a)-(c) , with an output voltage of 100, 150, and 200 V, respectively. In all the three scenarios, unity power factor is achieved, and the output voltage is well regulated at the respective references with low-frequency voltage ripples of 7.5, 8., and 8.7 V, respectively. The low-frequency voltage ripples are mainly caused by components' tolerance, sensing errors, quantization errors of the ADCs, and unmodeled system dynamics, and can be further reduced by 1) improving the sensing accuracy by choosing highprecision sensors and optimizing the sensing circuit design; 2) minimizing the computational and zero-order-hold delay by optimizing the code (e.g., using assembly language instead of C language) and/or performing delay compensation; 3) increasing the loop gain and/or the control bandwidth by optimally designing the controller (e.g., incorporating a PR or repetitive controller which has infinite gain at a specific frequency). Meanwhile, the voltage across the PPB capacitor C b is pulsating significantly at a double-line frequency, indicating that C b is buffering the imbalanced power between the input and output. The peak-to-peak voltage variation of v c are 23, 36, and 45 V, respectively, which match well to the design specifications according to (28). These waveforms also confirm that the proposed rectifier has both voltage step-down and step-up capabilities and that a wide output voltage range is attainable.
The voltage waveforms of all switching devices are captured and compared to v ac and v c at different output voltage levels, as illustrated in Fig. 14 . It can be seen that voltage stresses for S A and D A are clamped by v c , which scales proportionally with V dc . Therefore, V A is minimum (i.e., 112 V) among the three tested scenarios when V dc is minimum (i.e., 100 V), and vice versa. On the other hand, the voltage stress V B is almost constant in all three scenarios. The results confirm the previous analysis that V B ≈ V ac for a wide load and power range. The voltage stresses at the optimal output voltage are annotated in Fig. 14(b) , from which it is evident that all power devices, including the diodes in the bridge rectifier, exhibit almost identical voltage stresses closed to V ac . In contrast, the voltage stresses for the active switches and diodes (excluding those in the bridge rectifier) in the conventional buck-boost converter and existing threeport PFC rectifier with PPB embedded switching must be at least doubled. The waveforms illustrated in Fig. 14 confirm the reduced voltage stresses of the proposed PFC rectifier. Fig. 15(a) shows an overview of the waveforms of the gate signals for S A and S B , the inductor current i L , and v c . The zoom-in waveforms at viewpoints A (i.e., capacitor discharging phase) and B (i.e., capacitor charging phase) are shown in Fig. 15 Fig. 15 also shows that the inductor current ripple Δi L is always lower than 0.6 A, which agrees well with the designed values obtained in Section IV. The input voltage disturbance rejection capability and the reference tracking performance are also evaluated by stepping up/down the line voltage and the output voltage's reference, as illustrated in Fig. 16(a) and (b) , respectively. In Fig. 16(a) , despite large line voltage excursions, v dc is almost immune to the line voltage disturbances and the rectifier retains tight dc voltage regulation. The step change in the line voltage will produce a sudden change in the input power, leading to imbalanced power between the ac input and the dc output. Due to the robustness of the E-APD control strategy, the imbalanced power is automatically transferred to C b , resulting in instant voltage variations in v c subsequent to the transient interval. In Fig. 16(b) , v dc tracks its reference in a first-order manner and reaches the steady state within 4 ms during the voltage step-down test. The waveforms confirm the equivalent subsystem model in Fig. 6(b) and the designed time constant τ v = 0.8 ms, and demonstrate fast reference tracking performance of the rectifier with E-APD control. Meanwhile, the averaged v c also changes accordingly to ensure a proper circuit operation. The waveforms demonstrate fast reference tracking performance of the rectifier with E-APD control. Fig. 17(a) illustrates the rectifier's power conversion efficiency over a load range from 30 to 110 W (measured by changing the output voltage while fixing the load resistance at 350 Ω). The rectifier reaches a peak efficiency of 95.1% and the efficiency curve is shown to be fairly flat for a wide load range. The current spectrum of the line current is also recorded in Fig. 17(b) at full load (i.e., 110 W) . The results show that the rectifier meets IEC 61000-3-2 Class C limit while achieving a power factor of 0.977 and a total harmonics distortion of 5.8%. Finally, an estimated power loss breakdown is illustrated in Fig. 17(c) at full load (i.e., 110 W) . The results show that the major losses of the rectifier are the conduction losses of the diodes (67.8%).
V. CONCLUSION
In this paper, a single-phase three-level flying-capacitor PFC rectifier without electrolytic capacitor is proposed. By taking advantage of its inherent PPB embedded switching capabilities, the rectifier features only two active switches, one inductor, and two small capacitors. Additionally, with a three-level configuration, the voltage stresses for power devices are effectively reduced. Moreover, through quantitative analysis, it is shown that the minimum inductance requirement of the rectifier is closely related to the patterns of the modulation carriers. Out-of-phase carries are employed, enabling more than 60% inductance reduction as compared to the case when in-phase carriers are used. Experiments on a 110 W hardware prototype demonstrated the feasibilities of the proposed rectifier.
